

OSTROLENK, FABER, GERB & SOFFEN, LLP

Attorneys at Law

1180 Avenue of the Americas
New York, New York 10036-8403

(212) 382-0700

Telex
23 6925

Facsimile
(212) 382-0888

Cable
Ostrofaber NewYork

Asst. Commissioner for Patents
Washington, DC 20231

OFGS File No. : IR-1888 (2-2335)
Inventor : Joseph MAGGIOLINO
Title : CIRCUITRY FOR A HIGH VOLTAGE LINEAR CURRENT
SENSE IC
Assignee : International Rectifier Corporation

Enclosed herewith please find the following documents in the above-identified application for United States Letters Patent:

12 Pages of Specification including Abstract and Claims
4 Numbered Claims Calculated as 4 Claims for Fee Purposes
9 Sheets of Drawing Containing Figures 1 to 13. (Formal/Informal)
X Declaration and Power of Attorney (Unexecuted)
Priority is Claimed under 35 U.S.C. §119:
Convention Date April 23, 1999 for U.S. Provisional Appln. S.N. 60/130,648
Convention Date November 22, 1999 for U.S. Provisional Appln. S.N. 60/166,727
Convention Date November 22, 1999 for U.S. Provisional Appln. S.N. 60/166,728
Certified Priority Application
Verified Statement Claiming Small Entity Status under 37 C.F.R. §1.27.
Assignment
X Return-Addressed Post Card


OFGS Check No. 7040, which includes the fee of \$690.00, calculated as follows:

Basic Filing Fee: \$ 690.00
Additional Filing Fees:
Total Number of Claims in Excess of 20, times \$18:
Number of Independent Claims in Excess of 3, times \$78: . .
One or More Multiple Dependent Claims: Total \$260. . . .
Total Filing Fees or

Total Filing Fee Reduced 50% for Small Entity:
Assignment Recording Fee: \$40
TOTAL Filing Fee and Assignment Recording Fee: \$ 690.00

In the event the actual fee is greater than the payment submitted or is inadvertently not enclosed, or if any additional fee during the prosecution of this case is not paid, the Patent and Trademark Office is authorized to charge the underpayment to Deposit Account No. 15-0700.

Respectfully submitted,


Peter F. McGee
Registration No.: 35,947
OSTROLENK, FABER, GERB & SOFFEN, LLP
1180 Avenue of the Americas
New York, New York 10036-8403
Telephone: (212) 382-0700

- 1 -

CIRCUITRY FOR A HIGH VOLTAGE LINEAR CURRENT SENSE IC

This application claims the benefit of U.S. Provisional Application Serial No. 60/130,648 filed April 23, 1999, U.S. Provisional Application Serial No. 60/166,727 filed November 22, 1999, and U.S. Provisional Application Serial No. 60/166,728 filed November 22, 1999.

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates to circuitry for a high voltage integrated circuit (IC), and, more specifically, to a differential amplifier circuit that can amplify a differential signal in the hundreds of millivolts near the high voltage power supply, minimize inherent temperature offset drift, and generate a high side current reference in a current sense IC.

2. Description of the Related Art:

The circuitry of a high voltage current sense IC, such as the IR2171 current sense IC sold by International Rectifier Corporation of El Segundo, California, are disclosed in U.S. Patent Application Serial No. 09/266,822 filed March 12, 1999, the entire disclosure of which is incorporated herein by reference.

The IR2171 provides a circuit for transferring static or time variable analog information without electrical isolation from a first (source) reference potential to a second (destination) reference potential.

More specifically, the IR2171 circuit recovers an input signal at a first potential which is offset by a common mode displacement from a second potential. The circuit in its most basic form includes: (1) circuitry for converting the input signal at the first potential to a pulse width modulated signal; and (2) circuitry for level shifting the pulse width modulated signal from the first potential to the second potential. The IR2171 advantageously can be used in a motor controller for transferring information relating to current flow through a high side resistor from a high voltage potential to a lower level potential for conditioning and processing the information.

Desirable features for a high voltage current sense IC, such as the IR2171, include a differential amplifier that can amplify a differential signal in the hundreds of millivolts near the power supply, minimize inherent temperature offset drift, and generate a high side current reference.

Fig. 1 shows a typical prior art differential amplifier circuit 2. Circuit 2 includes a differential amplifier 4 biased by four matching resistors 6, 8, 10, and 12. The advantage of the prior art differential amplifier circuit, such as the circuit shown in Fig. 1, is that V_{in} can be amplified with a CMIV (common mode input voltage) from $V_{SS} = -1V$ to close to V_{DD} .

The disadvantages of the circuit of Fig. 1 include the following: (1) four matching resistors 6, 8, 10, and 12 are required; (2) the four resistors occupy valuable space on the die; (3) the CMRR (common mode rejection ratio) depends on how closely the resistors are matched, which is typically not better than 1% in an IC implementation; (4) the offset also depends on how closely the resistors are matched; and (5) V_{ref} which needs to supply current in 10 and 12, should have a low

impedance output; in practice, V_{ref} is implemented as a voltage reference and follower op-amp **14**, as shown in Fig. 2.

Fig. 3 shows another prior art differential amplifier circuit **16**. Circuit **16** includes differential amplifier **18**, resistors **20** and **22**, and provided with a V_{ref} **24**. The advantages of circuit **16** of Fig. 3 are as follows: (1) only two resistors **20** and **22** need be matched, which is much easier and results in a CMMR of better than 0.5%; (2) the CMRR is improved with respect to circuit **2** of Fig. 1, and the offset is better, both due to the reduced number of resistors required (resulting in improved resistor matching); and (3) V_{ref} is a high impedance load, and therefore be a simple resistor divider; since there is no need for the buffer of Fig. 2, the circuit occupies a small area. The disadvantage of circuit **16** of Fig. 3 is that it can only have a CMIV of V_{ss} , since V_{in} is referenced to V_{ss} .

A further shortcoming of the prior art is that conventional op amps have an input offset voltage which is temperature sensitive. It would be desirable to provide an op amp circuit in which the input offset voltage is constant and independent of changes in temperature.

High voltage current sense ICs require a high side current reference. Referring to Fig. 4, this is typically accomplished by providing an NPN transistor **22** which has its collector tied to a V_B supply. As described more fully below, by regulating the voltage of emitter resistor **24** of the NPN transistor and repositioning resistor **24**, a $\Delta V_{be}/R$ current reference can be implemented on the high-side. Very good tolerance ($\pm 10\%$) and power supply rejection ratio has been implemented using this approach.

SUMMARY OF THE INVENTION

The present invention advantageously provides a differential amplifier circuit for a current sense IC which overcomes the disadvantages of the prior art circuits discussed above and can amplify a differential signal in the hundreds of millivolts near the power supply. In addition, the circuit of the present invention generates a constant current using opposing minus temperature coefficient MOSFETs. Accordingly, the invention provides an op-amp circuit with an input offset voltage which is constant and insensitive to temperature changes. The invention also advantageously provides a circuit for generating a current reference on the high side of the current sense IC.

Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram of a differential amplifier circuit according to the prior art.

Fig. 2 is a diagram of a voltage reference and follower op-amp circuit according to the prior art.

Fig. 3 is a diagram of another differential amplifier circuit according to the prior art.

Fig. 4 is a diagram of a typical prior art high side current reference circuit for a high voltage current sense integrated circuit.

Fig. 5 is a block diagram of a current sense integrated circuit according to the present invention.

Fig. 6 is a functional block diagram of a pulse width modulator circuit according to the present invention.

Fig. 7 is a diagram of a differential amplifier circuit according to the present invention.

Fig. 8 is a diagram of an integrated circuit implementation of the differential amplifier circuit of Fig. 7.

Fig. 9 is a diagram of a PMOS op amp circuit with minimized temperature drift according to the present invention.

Fig. 10 is a graph illustrating drift current in the circuit of Fig. 9.

Fig. 11 is an elevation of an NPN transistor layout according to the present invention.

Fig. 12 is a schematic illustration of an NPN transistor according to the present invention.

Fig. 13 is a circuit diagram of a high side current reference according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to Fig. 5, a block diagram of the circuitry of a high voltage current sense IC **30** according to a preferred embodiment of the present invention is shown. The signal of interest VSP is first input to a differential amplifier (Pamp) **32** for buffering and amplification as necessary. Other offset adjustments may be performed as required. Reference voltage generating circuitry **34** provides the input VREF to PAMP **32**, as well as to other sections of the IC. Current reference **35** is also provided.

The amplified signal from Pamp 32 is converted from analog to pulse form using pulse-width modulation encoding. In a preferred embodiment of the invention, a sawtooth generator 36 outputs a high frequency (e.g., 40kHz) waveform (the sawtooth generator may, if desired, be replaced with a triangle wave generator). The output of pulse width modulator PWM 38 is a pulse width modulated waveform, in which the width of the pulses represents the voltage VSP.

PWM 38 output is fed to pulse generator 40 which produces a rising edge triggered pulse and a falling edge triggered pulse. These pulses are transposed to a lower potential through MOSFETs 42 and 44, and low side conversion circuit 46. Recovery of the digital PWM data is performed at the lower reference potential.

PWM Circuit

Fig. 6 shows a more detailed block diagram of PWM circuit 38. PWM circuit 38 includes pcomp circuitry 50, level shift circuitry contained in block 52, and digital circuitry 53 including NOR gate 54, inverter 56, and NOR gates 58 and 60.

PAMP

Referring to Fig. 7, a differential amplifier circuit 70 according to the present invention is shown being implemented in the IR-2171 current sense IC. Differential amplifier circuit 70 includes differential amplifier 72 and matched resistors 74 and 76. VREF 78 is provided by reference circuitry 34 (Fig. 5). Differential amplifier circuit 70 has all of the advantages of the prior art circuit of Fig. 3, but in addition, assuming VDD = 15V, the CMIV has an increased range from VSS = -5V (increased compared to the circuits of Figs. 1 and 3) to VSS = +5V.

In the circuit **70** of Fig. 7, the CMIV cannot go to VDD, as compared to the circuit of Fig. 1; however, this feature is unnecessary in high voltage current sense ICs such as the IR2171. In addition, at least one more decoupling capacitor (not shown) is required from VSN to VB, as VSN is now the supply return for the analog section of the IC. An IC implementation of the circuit **70** of Fig. 7 is shown in Fig. 8, in which differential amplifier **72** has been replaced by a PMOS operational amplifier **80**, as described more fully below.

Circuit to minimize temperature offset drift -- POPAMP

Fig. 9 is a more detailed circuit diagram of PMOS op amp **80** of the present invention, which has an input voltage which is temperature insensitive. According to a preferred embodiment, op amp **80** forms part of PAMP **70** shown in Fig. 7 discussed above.

Referring to Fig. 9, Popamp circuit **80** is provided with mirrored or opposing MOSFETs **82**, **84** such that the offset voltage of the circuit is the difference between the gate-to-source voltage (V_{gs}) of MOSFETs **82** and **84**. Matching MOSFET devices **86** and **87** are provided to ensure equal current capabilities and biasing of MOSFETs **82** and **84**. W/L for MOSFET **87** is set for saturation operation. MOSFETs **88** and **89** are matched to ensure the same currents through their branches. MOSFET **89** biases inverting stage **90** with constant temperature independent current. MOSFETs **92** and **94** provided additional gain. Alternatively, using bipolar technology, devices **92** and **94** could be eliminated. In addition, the W/L sizing of MOSFETs **92** and **94** is selected to provide a small output impedance. Capacitors **95** and **96**, and the resistor **98** move right half plane zero to infinity, and maintain good stability of the POPAMP circuit **80**.

If the gate-to-source voltages of MOSFETs 82 and 84 are constant over temperature, the offset voltage should be constant over temperature. Thus, the circuit forces a constant current using the opposing minus temperature coefficient MOSFETs.

The relationship is based on the following formula for ID (drift current) and is shown in the graph of Fig. 10:

$$I_D = k (V_{GS} - V_T)^2$$

$$k = \frac{\mu C_{ox}}{2}$$

where C_{ox} is the oxide capacitance and both V_T and μ are values which decrease as the temperature increases.

Current Reference in High Side Well of Chip Driver

A high side current reference is provided according to the present invention by regulating the emitter voltage of the NPN transistor and repositioning the resistor as discussed above in connection with the prior art circuit of Fig. 4, so that the current reference resides in the high side well of the high voltage IC.

The following equations are applicable to the prior art circuit shown in Fig. 4:

$$V_R = \Delta V_{be} = \frac{n \cdot k \cdot T}{9} \ln(X \times N)$$

$$I_{ref} = \frac{V_R}{R}$$

To make $\Delta V_{be}/R$ close to ideal, n in the above equation should be 1. A layout **100** for an NPN transistor, shown in Figs. 11 and 12, makes n as close as possible to 1. In accordance with the present invention, a gate **102** is added to the NPN transistor to enhance the P well surface.

The implementation of the present invention in the prior art circuit of Fig. 4 requires an amplifier that occupies a lot of area. Referring to Fig. 13, the implementation of the present invention in a high voltage current sense IC is identified as current reference **35** (Fig. 5).

Matching transistors **120** and **122** form the $\Delta V_{be}/R$. The area ratio is 9:1 and the current ratio, determined by MOSFETs **126** and **128**, is 1:5 so that

$$\Delta V_{be} = V_t \ln 45, V_t = \frac{kt}{q}, 45 = 9 \times 5$$

$$\Delta V_{be} \sim 100mV$$

$$I_{ref} = \frac{\Delta V_{be}}{R} = \frac{0.1}{R} A = \frac{100}{R(k\Omega)} \mu A$$

MOSFETs **130**, **132**, **133**, and **136** form the amplifier. The output of the amplifier V_{out} is the drains of MOSFETs **130** and **136**. The configuration is such that $\Delta V_{be}/R$ is mirrored from the source of MOSFET **132** to analog ground.

Other devices in circuit **35** are provided for startup, stability and to increase power supply rejection ratio. Preferably, in order to approach an ideal result, certain groups of devices are matched: Transistors **120** and **122**; MOSFETs

130 and 132; MOSFETs 126, 128, and 138; MOSFETs 134, 136, and 140.

Accordingly, ΔV_{be} depends only on the above matching and temperature.

$$\Delta V_{be} = \frac{kt}{q} \ln \quad (\text{area ratio x current ratio}).$$

I_{ref} will then only depend on absolute value of R, as follows:

$$I_{ref} = \frac{\Delta V_{be}(T)}{R(T)}$$

If $R(T)$ tracks $\Delta V_{be}(T)$ with respect to temperature, then I_{ref} will be independent of temperature, and will depend only on absolute value of R. Using P_{body} and SP+ to get the correct temperature on R, R can be made to $\pm 10\%$ accuracy, so I_{ref} will have $\pm 10\%$ accuracy (assuming matching and n factor ideal).

A plurality of current reference signals can be provided to various portions of the IC by way of block **150**.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. Therefore, the present invention is limited not by the specific disclosure herein, but only by the appended claims.




WHAT IS CLAIMED IS:

1. A current sense integrated circuit comprising an amplifier for amplifying a differential signal in the hundreds of millivolts near a high voltage power supply by converting the signal from a high voltage analog signal to a pulse width modulated signal and then level shifting the pulse width modulated signal from the high voltage to a low voltage.
2. The current sense integrated circuit of claim 1, wherein the amplifier comprises a circuit to minimize inherent temperature offset drift.
3. The current sense integrated circuit of claim 2, wherein the circuit to minimize inherent temperature offset drift comprises mirrored MOSFETs such that an offset voltage of the circuit is the difference between a gate-to-source voltage of the MOSFETs.
4. The current sense integrated circuit of claim 1, further comprising a high side current reference circuit.

CIRCUITRY FOR A HIGH
VOLTAGE LINEAR CURRENT SENSE IC

Abstract of the Disclosure


A high voltage linear current sense integrated circuit includes a differential amplifier circuit that can amplify a differential signal in the hundreds of millivolts near the power supply. In addition, a constant current using opposing minus temperature coefficient MOSFETs is provided. Accordingly, an op-amp circuit is provided with an input offset voltage which is constant and insensitive to temperature changes. A circuit for generating a current reference on the high side of the current sense IC also is provided.



Hand-drawn schematic of a CMOS inverter cross-section. The diagram shows a p-well (p-substrate) with n+ collector regions at the ends. A central n+ region is labeled 'N+'. Above the n+ regions are p+ regions labeled 'SP+'. Gate poly layers are shown on top, with one labeled 'Gate Poly2' and another labeled 'Gate Poly2' with a '~102' label. A base region is labeled 'base' and '102'. An 'E' region is labeled 'E' and 'OV'. The bottom is labeled 'Collector'.

100

36 384



LEVEL SHIFT


FIG. 6

38

53

52

50



$I_q = 200\mu A$

Downloaded from www.scribd.com





FIG. 7



3


4



80

Normalized Drain Current vs Temperature

FIG. 10



F16.13

35

140

134

136

130

122

120


118

116

114

112

110



I_q = 120uA

R7 & R8 can be trimmed (metal mask) to +/- 30%, 4% step (3 bit)

UNITED STATES OF AMERICA
COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

OFGS FILE NO.
IR-1888 (2-2335)

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

CIRCUITRY FOR A HIGH VOLTAGE LINEAR CURRENT SENSE IC

the specification of which is attached hereto, unless the following box is checked:

☐ was filed on _____ as United States patent Application Number or PCT International patent application number _____ and was amended on _____ (if any).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate or United States provisional application(s) listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign or Provisional Application(s)

| COUNTRY | APPLICATION NUMBER | DATE OF FILING (day, month, year) | PRIORITY CLAIMED UNDER 35 U.S.C. 119 |
|---------|--------------------|--------------------------------------|---|
| U.S. | 60/130,648 | 23 April 1999 | YES <input checked="" type="checkbox"/> NO <input type="checkbox"/> |
| U.S. | 60/166,727 | 22 November 1999 | YES <input checked="" type="checkbox"/> NO <input type="checkbox"/> |
| U.S. | 60/166,728 | 22 November 1999 | YES <input checked="" type="checkbox"/> NO <input type="checkbox"/> |

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

| UNITED STATES APPLICATION NUMBER | DATE OF FILING (day, month, year) | STATUS (patented, pending, abandoned) |
|-------------------------------------|--------------------------------------|--|
| | | |
| | | |
| | | |

I hereby appoint customer no. 2352 OSTROLENK, FABER, GERB & SOFFEN, LLP, and the members of the firm, Samuel H. Weiner - Reg. No. 18,510; Jerome M. Berliner - Reg. No. 18,653; Robert C. Faber - Reg. No. 24,322; Edward A. Meilman - Reg. No. 24,735; Stanley H. Lieberstein - Reg. No. 22,400; Steven I. Weisburd - Reg. No. 27,409; Max Moskowitz - Reg. No. 30,576; Stephen A. Soffen - Reg. No. 31,063; James A. Finder - Reg. No. 30,173; William O. Gray, III - Reg. No. 30,944; Louis C. Dujmich - Reg. No. 30,625 and Douglas A. Miro - Reg. No. 31,643, as attorneys with full power of substitution and revocation to prosecute this application, to transact all business in the Patent & Trademark Office connected therewith and to receive all correspondence.

SEND CORRESPONDENCE TO: **OSTROLENK, FABER, GERB & SOFFEN, LLP** DIRECT TELEPHONE CALLS TO:
1180 AVENUE OF THE AMERICAS (212) 382-0700
NEW YORK, NEW YORK 10036-8403
CUSTOMER NO. 2352

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

| | | | | |
|---|--|----------------------|------------------------|------|
| FULL NAME OF SOLE OR FIRST INVENTOR Joseph MAGGIOLINO | | INVENTOR'S SIGNATURE | | DATE |
| RESIDENCE (City and either State or Foreign Country) Palos Verdes, California | | | COUNTRY OF CITIZENSHIP | |
| POST OFFICE ADDRESS 6800 Los Verdes Drive, Apt. 2, Palos Verdes, California 90275 | | | | |
| FULL NAME OF SECOND JOINT INVENTOR (IF ANY) | | INVENTOR'S SIGNATURE | | DATE |
| RESIDENCE (City and either State or Foreign Country) | | | COUNTRY OF CITIZENSHIP | |
| POST OFFICE ADDRESS | | | | |
| FULL NAME OF THIRD JOINT INVENTOR (IF ANY) | | INVENTOR'S SIGNATURE | | DATE |
| RESIDENCE (City and either State or Foreign Country) | | | COUNTRY OF CITIZENSHIP | |
| POST OFFICE ADDRESS | | | | |